High-resolution short time interval measurement system implemented in a single FPGA chip
نویسندگان
چکیده
منابع مشابه
Time-interval Measurement System of High Resolution Implemented in Fpga Device
This paper describes a new time-interval measurement system of high resolution, which contains sixteen multi-tap delay lines. In practice, during single measuring cycle sixteen time-stamps are registered and collected twice. It means that measured time-interval can be precisely interpolated from collection of time-stamps even after each measuring cycle. This solution leads straight to increase ...
متن کاملHigh-Resolution Digital-to-Time Converter Implemented in an FPGA Chip
This paper presents the design and implementation of a new digital-to-time converter (DTC). The obtained resolution is 1.02 ps, and the dynamic range is about 590 ns. The experimental results indicate that the measured differential nonlinearity (DNL) and integral nonlinearity (INL) are −0.17~+0.13 LSB and −0.35~+0.62 LSB, respectively. This DTC builds coarse and fine Vernier delay lines constru...
متن کاملSingle Chip Potentiostat Measurement System
The paper describes new approach of potentiostat for very low sensor current measurements. Recent potentiostats were used as measurement devices which were standalone and sensors were connected by a screened wire. These concepts are inconvenient for the presented very low current measurements. The new approach is based on the potentiostat circuitry integrated on a chip that should be directly c...
متن کاملHigh Performance Single-Chip FPGA Rijndael Algorithm Implementations
This paper describes high performance single-chip FPGA implementations of the new Advanced Encryption Standard (AES) algorithm, Rijndael. The designs are implemented on the Virtex-E FPGA family of devices. FPGAs have proven to be very effective in implementing encryption algorithms. They provide more flexibility than ASIC implementations and produce higher data-rates than equivalent software im...
متن کاملFpga-based Single Chip Cryptographic Solution (u)
(U) ABSTRACT (U) The use of Field Programmable Gate Arrays (FPGAs) in Type I Cryptographic equipment has historically been limited. While FPGA use is allowed, restrictions on how they are used can result in inefficient processing and an increase in system size, weight and power. For example, redundancy and isolation of functionality is required through physically separate devices. This paper in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Chinese Science Bulletin
سال: 2011
ISSN: 1001-6538,1861-9541
DOI: 10.1007/s11434-011-4421-3